Berkeley CSUA MOTD:Entry 35732
Berkeley CSUA MOTD
 
WIKI | FAQ | Tech FAQ
http://csua.com/feed/
2025/07/08 [General] UID:1000 Activity:popular
7/8     

2005/1/15-17 [Computer/HW/CPU] UID:35732 Activity:nil
1/15    Which book was used in cs60b many years ago to teach RISC (MIPS)
        assembly?
        \_ Author was Gerry Kane.
        \_ http://csua.org/u/apw
2025/07/08 [General] UID:1000 Activity:popular
7/8     

You may also be interested in these entries...
2009/6/1-3 [Computer/HW/CPU] UID:53068 Activity:high
5/31    History of winners and losers by *popularity*:
        VHS > Beta Max
        USB2 > Firewire
        x86 > PowerPC > Everything Else > DEC Alpha > Itanium
        BlueRay > HDDvd
        \_ It's too early to tell RE: "Blue"Ray. They may both turn out to be
	...
2006/3/1-2 [Computer/HW/CPU] UID:42039 Activity:high
2/28    So this new Intel Mac Mini... didn't the old one have better
        graphics and also cost less?
        \_ I think Apple is overcharging for it, since the new model is $100
           more from the last base priced model.  As components go down in
           price, so should the unit, or the specs should go up with a flat
           price.  However, keep in mind you do get 256MB more ram ($75),
	...
2005/6/7-9 [Computer/HW/CPU, Computer/SW/OS/OsX] UID:38018 Activity:moderate
6/7     Why Intel? why not AMD?  They both run on notebooks(unlike the G5)
        Also, does this pave the groundwork for porting OS X to all PC
        machines?
        \_ You know, you guys are trying to find good technical reasons
           for the move. I think it's actually simpler than that. Economics.
           IBM can't produce their chips cheaper than Intel, which we all
	...
2005/1/24-25 [Computer/HW/CPU] UID:35870 Activity:high
\1/24    On 21264, you have 80 physical registers of which 31 are visible.
        However, on P4's you have 128 physical registers, of which
        8 of them are visible at one time. The rest are used for
        speculative storage and renaming (to prevent WAW and WAR hazards).
        So, why 128 physical registers when only 8 are exposed (I presume
        they're only ax-dx, and eax-edx)? Isn't that a lot?
	...
2004/7/12 [Computer/HW/CPU] UID:32234 Activity:high
7/12    Architecture question:  Are RISC programs generally larger than
        equivalent CISC programs (binaries)?
        \_ yes.
        \_ uh oh, I anticipate yet another heated CISC/RISC debate
           why can't we all get along?
	...
2002/7/1-2 [Computer/SW/OS/OsX] UID:25254 Activity:high
7/1     What's your impression of the quality of Apple engineering? My
        wife asked me this question and the best answer I had was, "well,
        it's, uh, complicated." Before OS X came out, Apple had reputation
        for innovation but not for delivering products in a timely manner.
        Now that OS X is out, it seems that they're being taken a bit more
        seriously.
	...
2001/11/29 [Computer/HW/Memory] UID:23140 Activity:nil
11/28   Has the computer architecture research been so degraded to a point
        that we're more interested in finding out how big the L1/L2 cache
        size should be, instead of finding doing cool things like
        CISC->RISC-> ????
        \_ Has the computer architecture research been so degraded to a point
           that we're more interested in finding doing cool things like if
	...
2001/8/30-31 [Computer/SW/OS/Misc] UID:22301 Activity:nil 53%like:22292
8/30    Are there any instructional machines still running HP-UX? Any machine
        names would be helpful. I need to test some code on HP-UX/PA-RISC.
        \_ I think the general-use cory lab might have it
           \_ They run compaq digital unix.
              \_ Really?
                 \_ Yup.
	...
2001/8/23-24 [Computer/HW/CPU] UID:22220 Activity:nil
8/23    so why is that apple doing all the PowerPC evangelism?  Is it just
        because they are the only company using PowerPC for personal computers?
        shouldn't the company/ies that make the PowerPC be doing some of their
        own evangelism too?  Something to keep up with "Intel Inside"?
        \_ Apple is the only consumer PC companies with PowerPC computer.
           Definitely, they are up against the Pentium <insert number here>
	...
2001/5/14-16 [Computer/HW/CPU] UID:21268 Activity:high
5/14    AMD announces mobile chips. Yay for competition.
        \_ Whatever. x86 is for girls and kids, Real Men
           use RISC!
           \_ What do women use then?
              \_ women don't use computers, they are barefoot and pregnant
                 and in the kitchen fetching men beers.
	...
2000/10/2 [Computer/SW/OS/FreeBSD] UID:19388 Activity:insanely high
10/01   Netcraft says that http://www.eecs.berkeley.edu is now running Linux
        and OCF is running Solaris. What happened to BSD and DomainOS??
        What is the world coming to?
        \_ a better solution than bsd and domain os?
              \_ I may agree to domain, but BSD kicks sorry penguin
                 butt. Linux has a bad scheduler, vm subsystem, primary
	...
Cache (2822 bytes)
csua.org/u/apw -> www.amazon.com/exec/obidos/ASIN/0135904722/qid%3D1105899825/sr%3D11-1/ref%3Dsr_11_1/103-8844171-7303009
Books Editorial Reviews The publisher, Prentice-Hall ECS Professional A complete reference manual to the MIPS RISC architecture. Product Description: A complete reference manual to the MIPS RISC architecture, this book desc ribes the user Instruction Set Architecture (ISA), by the R2000, R3000, R4000, and R6000 (collectively known as the R-Series) processors, togeth er with an extension to this ISA. Focusing on the new R4000 and R6000 ch ips, this book is organized into two major sections: Chapters 1 through 6 describe the characteristics of the CPU, while Chapter 7 through 9 des cribe the Floating Point Unit (FPU). This book describes the general cha racteristics and capabilities of each RISC processor, along with a descr iption of the programming model, memory management unit (MMU), and the r egisters associated with each processor. Also included is an overview of the underlying concepts that distinguish RISC architecture from Complex Instruction Set Computer (CISC) architecture. See all my rev iews The first edition of this book (MIPS RISC Architecture, by Gerry Kane, IS BN 0135847494) was an excellent book: it described well and completely t he R2000/R3000 processors, their instructions, and how to program them. This, the second edition, tries to expand on that, but does a stunningly poor job. While is has been expanded slightly to cover some R6000 and R4 000 topics (eg some changes to the CP0 architecture), it fails horribl y at describing at crucial elements of the R4000. Very few of the instructions that first appeared in the R4000 are described, and in particular the 64-bit CPU i nstructions seem to be omitted entirely. The result is that this edition fails to present a clear picture of *either* the R2000/R3000 or later MIPS processors. If you're interested in learning about MIPS architecture, even historical (R2000/R3000) MIPS architecture, I'd suggest looking elsewhere: See MIP S Run is quite good (but not excellent in my opinion) and covers a wide range of topics. The first edition of this book is an excellent referenc e about R2000/R3000, but is limited to them. The MIPS architecture docum entation manuals from MIPS themselves tend to be clear and complete refe rences, but lacking in background information. Good Solid Information, June 16, 2000 Reviewer: A reader The book has a good amount of solid information. What I mean by solid, is it has the "real" information you need to understand the MIPS architect ure. It is more understandab le than many other architecture books I have used before. Suggestion Box Your comments can help make our site better for everyone. If you've found something incorrect, broken, or frustrating on this page, let us know s o that we can improve it. Please note that we are unable to respond dire ctly to suggestions made via this form.