5/10    Question on MIPS delay slots and scheduling. When we rearrange the
        instructions to fill in delay slots, wouldn't exceptions/interrupts
        be inexact, changing the semantics of the original program?
        \_ Not at all.  There's no relation between the new instruction order
           and interrupt vectors.